# Notice of References Cited Application/Control No. O9/763,204 Examiner Yolanda Wilson Applicant(s)/Patent Under Reexamination CLERMIDY ET AL. Page 1 of 2

#### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
4	Α	US-6,646,989 b1	11-2003	Khotimsky et al.	370/238
*	В	US-5,065,308	11-1991	Evans, Richard A.	714/11
*	С	US-6,681,316 B1	01-2004	Clermidy et al.	712/11
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

#### **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν					
	0					
	Р					
	O				·	
	R					
	S					
	Т					

### **NON-PATENT DOCUMENTS**

		NON-FATENT DOCUMENTS
*	-	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
K	U	Chean et al. A Taxonomy of Reconfiguration Techniques for Fault-Tolerant Processor Arrays. IEEE Computer, pages 55-69.
*	٧	Roychowdhury et al. Efficient Algorithms for Reconfiguration in VLSIWSI Arrays. IEEE Transactions, vol. 39, no. 4. pages 480 489.
紫	W	Belkhale et al. Reconfiguration Strategies for VLSI Processor Arrays and Trees Using a Modified Diogenes Approach. IEEE Transactions, vol. 41, no. 1. pages 83-96.
4	Х	Kung et al. Fault-Tolerant Array Processors Using Single-Track Switches. IEEE Transactions, vol. 38, no. 4. pages 501-514.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

# Notice of References Cited

Application/Control No. 09/763,204	Applicant(s)/Pate Reexamination CLERMIDY ET A	
Examiner	Art Unit	
Yolanda Wilson	2184	Page 2 of 2

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-		,	
	l	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	2					
	0					
	Р					
	σ	=				
	R					
	S					
	Т					

# **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
4	U	Chen et al. A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSIWSI Array Processors. IEEE Transactions, vol. 46, no 12. pages 1363-1371.
*	V	Varvarigou et al. Reconfiguring Processor Arrays Using Multiple-Track Models: The 3-Track-1-Spare-Approach. IEEE Transactions, vol. 42, no. 11. pages 1281-1293.
参	W	Ku et al. Structural Fault Tolerance in VLSI-Based Systems. IEEE. pages 50-55.
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

